# **ELZET** = 80 =

## PER-NET/900H+

### processor module

		ST1		ST2	!	
	+5V - 1	■ 2 - /NMI2 (P83)		/NMI 🗨 🖷	2 - +5V	
S	D0 - 3	■ ■ 4 - D1		(PB6) TOA ■ ■	4 - TIB/INT7 (PB5)	
a	D2 - 5	■ ■ 6 - D3		(PB4) TIA ■ ■	6 - T09 (PB3)	
data bus	D4 - 7	■ ■ 8 - D5		(PB2) T08 - 7 ■ ■	8 - TI9/INT5 (PB1)	Je .
О	D6 - 9	■ ■ 10 - D7	TI OCOOOLI	(PB0) TI8/INT4 - 9 = =	10 - T03 (P93)	timer
sn	A0 - 11	■ 12 - A1	TLCS900H	(P95) T05 - 11 <b>= =</b>	12 - T01 (P91)	
address bus	A2 - 13	■ 14 - A3	25MHz	(P90) TIO - 13	14 - PG13 (P74)	JO.
<u>je</u>	A4 - 15	■ 16 - A5		(P76) PG12 - 15 <b>•</b>	16 - PG11 (P75)	<u> </u>
adc	A6 - 17	■ ■ 18 - A7	512Kx16	(P74) PG10 - 17 = =	18 - PG03 (P73)	E
ŧ	/MCS0 - 19	■ 20 - /RESET	FLASH-	(P72) PG02 - 19 <b>•</b>	20 - PG01 (P71)	anal. stepping motor
I/0-ext.	/RD - 21	■ 22 - /WR	EPROM	VrefH/DArefH - 21 ■	22 - PG00 (P70)	ste
$\leq$	code pin - 23	■ 24 - CLK		(PC2) AN2 - 23 -	24 - AN3 (PC3)	<u></u>
l _	(PA0) TxD0 - 25	■ 26 - RxD0 (PA1)	512Kx16	(PC0) ANO - 25	26 - AN1 (PC1)	
serial	(PA2) /CTS0 - 27	<ul><li>28 - SCIk1 (PA7)</li></ul>	RAM	VrefL/DArefL - 27 ■	20 100 (107)	timer
S	(PA4) TxD1 - 29	■ 30 - RxD1 (PA5)		(P96) TI6 - 29 ■	30 - T07 (P97)	₽
S	PD1 - 31	32 - I <sup>2</sup> C SCL    <sup>2</sup> C -	-FFPROM (PE1)	P7/TxCP - 31 ■ ■	02 1 0/ 0ERO	
ports	P80 - 33	■ 34 - I <sup>2</sup> C SDA	(PEO)	/RxC - 33 <b>■</b>	01 /1X0	ပ္
	PD2 - 35	■ 36 - INT8 (PD0)	Z16C32	RxD - 35 -	36 - TxD	IUSC
نب	(P92) TI2 - 37	■ 38 - TI4 (P94)		/CTS - 37 <b>■</b>	00 7000	
	(ground) 0V - 39	■ ■ 40 - /WAIT	IUSC	/Int IUSC - 39 <b>■</b>	10 ov (ground)	
address bus	A8 - 41	■ 42 - A9	120	IP1 - 41 ■ ■	12 11 2	
	A10 -43	■ ■ 44 - A11	I <sup>2</sup> C:	IP3 - 43 ■ ■	44 - IP4	
	A12 - 45	■ 46 - A13	128x8	IP5 - 45 ■ ■	10 11 0	
Les	A14 -47	■ 48 - A15	EEPROM	DAC0 - 47	10 5/101	_ l
adc	A16 - 49	■ ■ 50 - A17		PE3 - 49 <b>=</b>	00 /1111 (1 0 1)	흥
	A18 - 51	■ 52 - A19	RTC8564	PE4 - 51 ■	02 71110 (1 00)	analog
	A20 - 53	■ 54 - /CS1		(PC7) AN7 - 53	34 /11V0 (1 CO)	
0 ta		■ 56 - /MCS3	(t	oattery) + VBat - 55 🗷 🗷	00 1 15 (ouppig)	
	(ground) OV - 57	■ ■ 58 - 0V (ground)		0V - 57 ■ ■		
	+ 5V - 19	■ ■ 60 - +5V		+ 5√ - 59 ■ ■	60 - +5V	

NET/900H + pin configuration - top view



When installing the module, please make sure to align the pin-1 marks of the module (yellow rings) with the marks on the main board.

Operating the module in the wrong position will damage

the module!

There are no hardware settings to be made at the module. J20 (next to the Li-cell) is only to be closed for access to the bootmonitor - for operating the module with mCAT the jumper has to be left open.

All configuration data is saved in the I<sup>2</sup>C EEPROM (addr. 1010000b). The addresses from 10h on upwards are available to the user, the area below is used for the operating system data, among others the SerDrv serial interface driver configuration settings.

Access to the EEPROM is gained through mCAT functions, for details see the NVMEM users manual. RAM, no matter what size, is accessed from address 40 00 00h on. Programs can be loaded into the addresses above 40 20 00 h.

The flash-EEPROM is located at 80 00 00h and



divided into 16 logical pages of 64k. The first three pages are reserved for mCAT. mCAT allows program download into the flash from 80 00 00h on upwards. The default settings for flash and RAM start are to be taken from the

target files (.trg). The procedures for downloading are explained in the mCAT users manual.

Usage of I/O connection is dependent on the used main board. The external I/O-pins can be used directly or be extended over the bus. /MCSO (ST1.19) delivers chipselect for external ports at 4000h..40FFh. For large external areas CS1 is initalized to 10000h-3FFFFFh, however, no more than 2MB are available as only A0..A20 are taken out. Further /MCS3 (C000h-FFFFh) and /MCS4 (1000h..3FFFh) are freely usable.

For information about usage of the internal I/O, the users manual of the TMP95C063 is obligation reading. In reset state, most pins are set to digital input with pull-ups (except for analog input and output-only pins P65.P67). For details see the users manual p. MCU-900-242. Port states are read or written over the port-n-register. The change to output is made with the port-n-control-registers. The port-n-function-registers are used to switch to high-level functions of the port pin, i.e. to timer output or analog input.

The registers are accessible from processor address 0 on. A table of register addresses can be found on page MCU900-409. By inserting the file t95c063.h you can access the register addresses with symbolic names (i.e.: #define P7CR SFRADDR(byte,0x16)).

**Caution!** Many ports are **write-only!** Their state has to be stored in memory (shadow register) in order to prevent other bits to be changed when one bit is changed. This is especially critical when ports are used partially by the operating system at P8 and PD. In this case use these settings for your **shadow register**:

P8R: 1111 1101 P8CR: 0000 0010 P8FC: 0000 0010 PdR: 1111 1111 PdCR: 0000 0000

#### Serial interfaces

The mCAT-monitor is accessible over the SERO interface that is also used for program download. The interface doesn't use handshake.

For the usage of SER1 we recommend the module SerDrv, a convenient interface driver.

SerDrv is started automatically with mCAT. Bit rate, etc. are to be configured by function calls and at last the driver for the channel has to be activated by ComOperation call. Until then the hardware can be accessed as usual by polling the registers. After termination of the monitor SerO can be used with SerDrv too, but then the processor is not accessible anymore. SerDrv does not support hardware handshake on NET/900H (Integration is available depending on the motherboard).

#### Used timers

mCAT uses timer T3, if you are going to use T2, make sure not to change the registers T23MOD in the section for T3 - the register is still readable. mCAT might use timer T9 in upcoming versions - please do not use it for your application.

#### Real time clock

An RTC8564 is attached using the I<sup>2</sup>C-bus (Adr. 1010001b), access is through mCAT, details are to be found in the Date&Time manual.

#### I<sup>2</sup>C

The I<sup>2</sup>C bus is taken out to ST1, pins 32 (clk) and 34 (data) for external use.



Net/900H is categorically delivered with a runtime license of mCAT2. So you can use all system functions for your application on every module. mCAT is developed furtherly too, so it can happen that you might want to put a new mCAT onto your module. For this purpose a separate boot monitor *Bootmon* is included, which is located in a protected page in the flash-EPROM but not used for any other purpose. If you want to upgrade to the latest version of mCAT, Bootmon can become active with its communication program.

This allows to load a new mCAT over the serial interface. When trying to do this, you have to close Jumper J2 before switching on the supply voltage - on SERO you will not get the familiar mCAT message but the Bootmon will come up to provide necessary downloading functions.